Abstract Accuracy of timing in circuits and systems using nanoscale transistors is crucial and is dependent, to first order, on the capacitances of the load transistors. It is accepted that variation in parameters will be intrinsic to such devices due to, among other factors, the discrete nature of the doping. It is likely that one such parameter exhibiting variation will be capacitance. Here we investigate, using 3-dimensional simulation, the fluctuation in gate and drain capacitance in a 30 nm MOSFET due to random discrete doping.
Introduction
With the scaling of modern MOSFETs to nanoscale dimensions, the intrinsic parameter variation introduced mainly by discreteness of charge and granularity of matter are becoming an increasing problem. Circuit and system performance and yield will be greatly affected at future generation technology nodes, and the analysis of such variations is vital for the continued advancement of the silicon industry. Various intrinsic sources of parameter fluctuations have been studied up to this point, including random discrete doping, line edge roughness and oxide thickness variation [1, 2] .
For circuits and systems using state-of-the-art nanoscale transistors, signal propagation times are critical, especially with the push for faster clock speeds. Statistical timing analysis has become an important verification tool at circuit and system level design [3] , and the study of system timing variability as a function of device and circuit variation is of considerable present interest [4] . To first order, signal propagation time is determined by CV /I . Hence any variation in load capacitances will inevitable lead to variation in propagation time.
Investigative efforts up to now have focussed on threshold voltage and current variability and, to the best of our knowledge, fluctuations in capacitance due to random discrete doping has not been studied. Here we present a simulation study of the variation in device capacitance.
Methodology
The device we investigate is a generic bulk MOSFET as shown in Fig. 1 . The channel is 30 nm × 30 nm, oxide thickness is 1 nm, source/drain doping is 10 20 cm −3 and the substrate doping is 3×10 18 cm −3 .
We use the Glasgow 'atomistic' drift-diffusion device simulator [5] , which includes density gradient to account for quantum mechanical effects. Only the fluctuation effects associated with random discrete dopants are included in these simulations. In the generation of random dopant configurations, each silicon lattice site is considered, and a rejection technique based on the nominal continuous doping concentration is used to determine the presence or not of a dopant atom. The dopant charge is assigned to the surrounding mesh nodes using the cloud-in-cell technique [6] . 
An I -V curve is simulated for each of 200 'atomistically' different devices for bias conditions relevant to the circuit operation of the transistors, and the charge is calculated at each point. For gate capacitance calculation we consider the total net charge within the bulk (source, drain and substrate) of the device and its response to a change in gate voltage. For the case of drain capacitance it is the unipolar (negative) charge which is considered, as this will give the change in charge on the drain side of the drain p-n junction where the hole concentration is negligible. This charge is then numerically differentiated with respect to the 
Results
The calculation of the gate capacitance characteristics is demonstrated for a device with continuous doping in Fig. 2 . This follows the expected low frequency C-V characteristic shape. Figure 3 illustrates the C-V G curves for 200 'atomistically' different devices, showing not only a spread in characteristics but a variation in shape. Only the part of the C-V curve relevant to device operation is shown in this figure.
The gate voltage dependence of the standard deviation in capacitance is shown in Fig. 4 with a peak of 6%. As expected, the peak in standard deviation is situated in the subthreshold region of transistor operation, where device elec-trostatics are completely determined by the shape of the depletion layer, which varies with the variation in macroscopic arrangement of dopants. At high V G , when the capacitive response becomes dominated by the inversion layer, the impact of the individual dopants on the device electrostatics is screened by the inversion layer itself. Screening by the accumulation layer is responsible for the reduction of the variations near zero and at negative gate voltages. As a measure of the lateral spread in capacitance characteristics, the inflection points of the C-V curves have been calculated and are compared with the threshold voltage of the same device in a scatter plot (Fig. 5) . There is very strong correlation between the two (correlation coefficient = 0.94) but they are not fully correlated due to the slight variations in C-V shape. Therefore the capacitance variation cannot be completely accounted for by studying threshold voltage variation alone. The lateral shift in the C-V characteristics is due to threshold voltage shift and will be accounted for in compact models by the parameters chosen to capture threshold volt- age fluctuations [7] . Changes in slope, as observed in Fig. 3 , will require additional parameters to be involved to fit statistical ensembles during parameter extraction for compact models.
The potential distributions shown in Fig. 6 illustrate the change in the depletion layer edge as drain voltage increases, increasing the depletion layer width and reducing the drain capacitance. This non-uniform shape of the depletion layer edge, which depends on the particular arrangement of random dopants in each device, is responsible for the change in slope of the C-V characteristics. Figure 7 shows the spread in drain capacitances due to random discrete doping at low and high gate voltage. The capacitance drops when going from low drain voltage, when the channel is connected to the drain and the capacitance partially includes the channel capacitance, to high drain voltage, where pinch-off isolates the drain. Figure 8 shows a scatter plot in which the drain voltage at which the drain capacitance is 1.5 ×10 −17 F is plotted against the threshold voltage, for each of the 200 devices. The value of 1.5 ×10 −17 F is chosen to be in the middle of the range of capacitance between low and high drain voltage, and should correspond roughly to the pinchoff voltage. Figure 8 demonstrates that the fluctuations in drain capacitance are also partially (anti)correlated to the threshold voltage. However, the correlation is significantly less (correlation coefficient = −0.45) than in the case of the gate capacitance. Again fluctuations in depletion layer shape due to random discrete dopants alter the slope of the C-V curve, reducing correlation. It is also interesting to note that the standard deviation in threshold voltage and in the estimated pinch-off voltage (when C D = 1.5 × 10 −17 F) is 33 mV in both cases. Capturing the variation in drain capacitance will again require additional compact model parameters to be considered. The standard deviation of the drain capacitance is shown in Fig. 9 for the range of drain voltages.
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Conclusions
Random discrete dopants will introduce variability not only in I -V characteristics, but also in device capacitances. Fluctuations in both the current and the capacitance has to be taken into account when estimating the transient effects and timing variability in nanoCMOS circuits. For this reason, both current and capacitance variability must be captured in Fig. 9 Percentage standard deviation in drain capacitance at different drain voltages for on and off states next generation compact models for statistical circuit simulation.
